FIG. 1

DIAGRAM OF CONSTRUCTION OF EMBODIMENT 21 NAGETIVE VOLTAGE GENERATING CIRCUIT φL QL2 QL1 0 - 82 - 81 3,6 112 132 122 **VERTICAL SCAN CIRCUIT** Q_R11 16 111 131 31 QT11 QD11 QA11 Vsig2 Vsig1 $\varphi \, \text{SH}$ Qs₂ Qs1 CDS/SIGNAL HOLDING CIRCUIT CDS/SIGNAL 62 61 HOLDING CIRCUIT Ç QH2 C QH1 O tout H2 H1 ~ 5 HORIZONTAL SCAN CIRCUIT




FIG. 2

FIG. 3

EXAMPLE OF BUFFER CIRCUIT (15, 16)




FIG. 4

EXAMPLE OF BUFFER CIRCUIT (31)






FIG. 5

CROSS-SECTIONAL VIEW OF PHOTODIODE AND TRANSFER TRANSISTOR OF FIRST EMBODIMENT




★: DEFECTS OF INTERFACE

CROSS-SECTIONAL VIEW OF PHOTODIODE AND TRANSFER TRANSISTOR OF SECOND EMBODIMENT



X: DEFECTS OF INTERFACE


CROSS-SECTIONAL VIEW OF PHOTODIODE AND TRANSFER TRANSISTOR OF THIRD EMBODIMENT



X: DEFECTS OF INTERFACE

FIG. 8

CROSS-SECTIONAL VIEW OF PHOTODIODE AND TRANSFER TRANSISTOR OF FOURTH EMBODIMENT



X: DEFECTS OF INTERFACE





DIAGRAM OF DEVICE OF DARK CURRENT



★: DEFECTS OF INTERFACE

CROSS-SECTIONAL VIEW OF PRIOR ART

